

Design and Implementation of Four Level Asynchronous Counter Using D-Flipflop

¹Dr. Gajanan Sarate, ²Prashant Wankhade

¹ Lecturer
Government Polytechnic, Amravati

² Research Scholar
Datta Meghe college of engineering Airoli ,Navi Mumbai

Abstract - A quaternary asynchronous counter is proposed using D-flip-flop, here D-flip is used as a basic building block for the design of counter a mod-16 asynchronous counter using D-flip-flop is presented in this paper. Quaternary multiplexer and Flip-flop are used to design quaternary asynchronous counter. In this paper binary D-flip-flop compared with quaternary D-Flip-flop and simulation of quaternary circuit done using H-spice software. Performance evolution of Proposed D-flip-flop is compare with existing flip-flop with optimization of power and delay. The proposed asynchronous counter has less power dissipation and propagation delay.

Keywords – Multiple Value Logic (MVL), Quaternary Logic, MVL Counters, Sequential Circuit.

1. Introduction

Multiple value logic has lot of applications like reduction in chip area it is useful for high speed image processing Nowadays people are working on computational technique of binary number system .Computational system are designed using binary logic only.

People are now interested to working on multiple value logic for fast computing technique. They Decimal number system is a alternative for binary number system as they could produced reliably and inexpensively.

The present state of technology is more favorable to implement lower radix systems.

In real life situations, there is no clear cut binary yes/no requirement; situations such as yes/no not defined, or up/down/stop, or left/right/straight ahead bound in the real world scenario. In binary there are only two situations yes /no but situation such as yes/no not defined or up/

down//stop or left/right/straight ahead exist in real world scenario Due to this 3-valued logic or ternary logic is more appreciable than binary and digital realization is more appropriate than binary [6] Higher radix reduces number of interconnection per system or subsystem. Due to higher radix information carrying capacity of each connection increases [7] In this paper we are preparing sequential circuit using multiple value logic or quaternary logic. For describing quaternary logic first we describing primary logic levels 0 and 1 and Boolean logic.[2] Shannon's proved that a two valued Boolean algebra can describe operation of two valued switching circuit Now a days Boolean algebra and Boolean functions are required in computer chips and integrated circuit.

As the radix of system increases, the difficulties in the minimization or reduction of logic function is get increases. It becomes difficult to for higher radix to reduce the function design equation. There are three directions for the work in MVL. Due to pressure to reduce interconnection complexity and reduce chip area on VLSI, it is giving motivation for the investigation of many different hardware implementations of MVL systems. The largest commercial use of Multiple-Valued logic is in the area of MVL memories. The MVL can be used to overcome existing difficulties in the analysis of problems in binary digital systems, such as the design of fault simulators. Finally there is still ongoing work in the general area of switching theory to yield the best.

Scientist Venn's represented binary logic level using diagram in 1984 fig1 (a) represent two variable example.

Fig 1 represent a three variable example which consist of 256 linear Boolean function [9]




Figure 1: Venn diagrams representing for a two variable map, n =2




Figure 2: Venn diagrams representing for a two variable map, n=3

Boolean algebra is a model of Boolean logic, any algebraic system is model of classical logic that works on truth value values TRUTH and FALSE However in a real life situations observation do not comply with TRUE and FALSE values and there is always uncertainty in deciding these values.

One has to accept multiple decisions like to what extend decision may be true and to what extend the decision may be false [8]

2. Multi-valued Logic

Binary number system used for traditional calculations and Multiple value logic consist of more than two values. Multiple value logic system has lot of advantage over binary. Expanding existing levels to ternary and penta levels, higher processing rate is achieved in various applications like memory management and communication

Binary logic technology has come across the dramatic changes and advances. Earlier from electro-mechanical to electronic switches by using electronic tubes (1919) like triode, pentodes, then from tubes to transistors (1948) and from transistors to LSI (1958) and VLSI (1970)circuits. Although efficient and powerful, binary logic is not the most efficient and powerful switching logic. Non-binary logic or Multiple Valued Logic (radix>2) has been around for quite a while and is known as Multi-Valued Logic or Many Valued Logic. In this paper it will be referred to as MVL hereafter. The subject of MVL is also known as Multi-Valued, Multiple-Valued or Many-Valued logic. In case of 3-Valued logic (radix = 3) the term ‘Ternary’ logic is used & term ‘Quaternary’ logic (radix = 4) for 4-Valued logic and so on up to ‘n’ values. Multi-Value logic is regarded as a switch with more than two states. Such as a three- value switch with logic states ‘0’, ‘1’ and ‘2’, 4-value switch with logic states ‘0’, ‘1’, ‘2’ and ‘3’ and so on up to ‘n’ values.

MVL has been the topic of most interest of many researchers over the last 50 years. From 1971 there has been an annual symposium devoted exclusively to the object.

Moreover, a large number of technical papers have published together with numerous survey articles. Much of the ancient work is purely theoretical nature concerned with the completeness of the function with sets of operator, function minimization and similar problems from the switching theory and logic design. Work on hardware implementation of multiple value devices has been more recent. The use of Multi-Valued logic ranges from various applications to VLSI technology and design techniques. An advantage of a ternary representation over binary is economy of digits to represent. A number in binary system one need 58% more digits than ternary [7] For example, to represent a 15-digit decimal number, one requires 34 ternary digits instead of 54 binary digits. Ternary representation admits sign convention also.. The most significant advantage is that there is reduction in the interconnection required to implement a logic function. This in turn causes reduction in the chip area while fabricating devices [8]. Addition to the design it is also necessary to assess the cost of manufacturing of these types of multiple valued logic circuits

$$C = k(R \cdot D) = k \left[\frac{R \log N}{\log R} \right] \text{-----(1)}$$

Let R be the radix, ‘D’ be the number of digits to express a range of N numbers such that $N = RD$. Assume that the number and/or cost of the basic hardware components C is proportional to the “digit capacity” $R \times D$, then we have $C = k(R \times D)$. Where k is some constant. Differentiating this cost equation with respect to the radix R and equating to zero gives that R should equal e (2.718) for minimum cost. From this analysis $R=3$ should be more economical than the binary radix $R=2$. If we consider that devices or circuits are available which provide two, three, four or more stable digital signals without any increase in individual costs for the higher-valued radices, then in such ideal circumstances total cost C would be proportional to D. Hence,

$$C = k(R \times D) = k \left[R \frac{\log N}{\log R} \right] \text{-----}(2)$$

which is a gradually decreasing total cost C with Increasing R [10, 11, and 12].

Table 1 shows representation of decimal numbers using Ternary symbols. The decimal number D in terms of Ternary symbol is given in equation 3

$$D = \{T_n 3^n + T_{n-1} 3^{n-1} + \dots + (T_1 3^1) T_0\} \text{-----}(3)$$

Where T = ternary digit -1, 0, +1

T_n = most significant
 n = significance of the ternary digit,

However, the -1, 0, +1 numbering system has a unique advantage that any number can be changed from a positive value to the corresponding negative value by merely changing all -1s to +1s and vice versa, leaving all zeros unchanged [12]. Here Table-2 shows natural representation of quaternary numbers.

Table 1: Representation of decimal numbers using ternary symbols.

Decimal number D	Ternary notation using the number -1,0,1
0	0000
1	0001
2	000-1
3	0010
4	0011
5	01-1-1
6	01-10

Table 2: Natural representations of quaternary numbers

Quaternary logic representation	Natural Representation
0	00
1	01
2	10
3	11

Organization of the paper is as follows: Discussion regarding previous work is illustrated in section 3. Sequential circuit design is done in section 4. In the same section quaternary D flip-flop and quaternary counters are explained. Results are discussed in section 5. Finally conclusion is given in section 6.

3. Sequential Circuit Design

3.1 Quaternary D-flip flop

D-flip-flop is called as data flip-flop here, a quaternary D-flip-flop has four stable states, namely 0, 1, 2 and 3 A quaternary positive edge triggered D-flip-flop is designed with a synchronous input ‘Din’ and two asynchronous in asynchronous inputs clear and preset.

Synchronous or asynchronous term is with reference to clock. Input ‘Din’ is being synchronous can change the output only at positive edge of clock. It means when a low (0V) to high (3V) transition occurs. Since preset and clear are asynchronous, any change in them affects the output immediately, irrespective of positive edge of clock. Preset and clear are both active low inputs. Hence logic 0 on preset input line causes the output to enter into logic 3 states and logic 0 on clear input line causes the output to enter into logic 0 state.

If both preset and clear are active low simultaneously then the Output is unpredictable. Hence this condition must be avoided. The truth table and circuit diagram for D-flip flop are as shown in table 3 and figure 5 respectively..

The block diagram for D-flip flop is shown in figure 3. If preset and clear are both logic 3 then din appears at the output at positive edge. If preset = 0 and clear = 3 then output = 3. At this stage flip flop is in set state. If preset = 3 and clear = 0 then the output = 0. Now the flip flop is in clear or reset state.




Figure 3: Circuit Diagram of Quaternary D-flip flop




Figure 4: Block Diagram of Quaternary D-flip flop

Table 3: D-flip flop truth table for quaternary logic .

Inputs				Outputs	
Preset	Clear	Din	Clock	Q+	Qbar+
0	3	X	X	3	
3	0	X	X	0	
0	0	X	X	UNPREDICTABLE	
3	3	0	↑	0	3
3	3	1	↑	1	2
3	3	2	↑	2	1
3	3	3	↑	3	0

4. Two Digit Asynchronous Quaternary Up Counter Using Quaternary Multiplexer

The control unit 1 for producing the least significant digit and control unit 2 producing most significant digit of the counter output is as shown in figures 7 and 8 respectively. They make use of quaternary multiplexers [24] and D-flip flops. The D-flip flop designed above has been used.

This asynchronous counter has sixteen states as shown in table 4. Here Q1 is the most significant digit and Q0 is the least significant digit. The outputs of the flip flops are fed back to the multiplexers [24] to get the next count (next state). Initially the D-flip flops are reset using the clear input to Get the initial count (initial state) 00. Once reset, the next count sequences are obtained one after the other at subsequent positive clock edges provided clear and preset are inactive. Counts occur only at positive edge of the clock since the flip flops are positive edge triggered. It must be noted that the counter can be brought to reset state at any instant using the clear input.

Control unit I: Generation of least significant bit of asynchronous counter




Figure 5: Circuit for generating least significant digit of counter output.

CONTROL UNIT2: Generation of most significant bit of asynchronous counter




Figure:6 Generation of most significant bit of counter output

Table4 :.State table of Quaternary Up-counter

Present state		Next state	
Q1	Q0	Q1+	Q0+
0	0	0	1
0	1	0	2
0	2	0	3
0	3	1	0
1	0	1	1
1	1	1	2
1	2	1	3
1	3	2	0
2	0	2	1
2	1	2	2
2	2	2	3
2	3	3	0
3	0	3	1
3	1	3	2
3	2	3	3
3	3	0	0

5. Results and Discussion

The simulation results for the quaternary D-flip flop and the quaternary up-counter are shown in figure 9 and 10 respectively. Simulation is carried out using Synopsys Hspice Tool and results are observed as follows.




Figure 7: Simulation result of quaternary D-flip flop




Figure 8: Simulation result of quaternary counter

Table 5: Performance parameters comparison of different D-flip flops

Flip flop	author	foun dry	Max supply voltage	Dynamic power dissipation μ watt	Delay ns
Binary Flip flop	Sung [26]	0.18 μ m	1.5v	47.8	0.224
	Shin[27]	0.35 μ m	3.3v	540	0.427
	Do[25]	0.18 μ m	1.8v	4.7	0.138
	Elgame[24]	0.18 μ m	3.3v	19.84	0.224
Multi-valued flip flop	Q-IDEN[19]	350 nm	3.5v	138	0.43
	NMIN [18]TG DFF	350 nm	3.5v	880	29
	Proposed dff	180 nm	3.0v	56.19	1.187

The average power dissipation and propagation delay of the quaternary D-flip flop are compared with Q-IDEN D flip flop [19] [21].The comparison results are as shown in table 6. The average power dissipation and propagation delay of the counter is shown in table 7

. Table 6.Power and delay of counter

Average power dissipation in μ watt	23.705
Propagation delay in ns	1.0163

2D-Flip-flop shown in this paper has both preset and clear input. By using these input asynchronous counter is implemented. This D-flip flop has less average power

dissipation (56.19 μ W) the propagation delay (1.187ns) is found to be slightly higher compared to Q-IDEN D flip flop. The increase in propagation delay can be neglected when compared to its functional advantages. It must be noted that the Q-IDEN D-flip flop has no preset and clear input and hence cannot be used for designing counters. The counter designed using Quaternary D-flip flop has a propagation delay of 1.1963 ns and average power dissipation of 24.805 Mw.

6. Conclusion

Flip-flop used here are storage devise in designing of multiple value sequential circuit. . In this paper, quaternary D flip-flop with preset and clear is designed this quaternary D flip-flop is compared to previously designed binary and multi-valued D flip-flops. Proposed D flip-flop is better than all other flip-flops reported so far except propagation delay. Propagation delay is slightly higher in our flip-flop. But power dissipation is 64.33% less than at of DLC based D flip-flop and Q-IDEN D flip-flop. 2 bit ary counter can count only up to 4 counts, where as 2 bit quaternary counter can count up to 16. Multiple valued counters are simple dividers that are basic components in most digital systems and can generate a multiple-valued output. 2 bit quaternary counter dissipates 24.705 μ W of dynamic power. D flip-flop reported in this paper is useful for designing many low power sequential circuits such as counters, shift registers and state machines.

References

- [1] S.L. Hurst, "Multiple-Valued Logic—Its Status and Its Future," IEEE Trans. Computers, vol. 33, no. 12, pp. 1,160-1,179, Dec. 1984.
- [2] G.Epstein, G.Frieder, and D.C. Rine, "The Development of Multiple-Valued Logic as Related to Computer Science", Computer, vol. 7, pp. 20-32, 1974.
- [3] K.C. Smith, "The Prospects for Multivalued Logic: A Technology and Application View," IEEE Trans. Computers, vol. 30, pp. 619-634, 1981.
- [4] M. Kameyama, T. Hanyu, and T. Higuchi, "Design and Implementation of Quaternary NMOS Integrated Circuits for Pipe-Line Image Processing", IEEE J. Solid-State Circuits, vol. 12, no. 1, pp. 20-27, 1987.
- [5] K.C. Smith, "A Multiple-Valued Logic: A Tutorial and Appreciation", Computer, vol. 21, no. 4, pp. 17-27, Apri1988
- [6] Noboru Takagi, Kyoichi Nakashima, "Discrete interval truthvalues logic and its application", IEEE trans. on computers, vol. 49, no. 3, march 2000.
- [7] Israel Halpern, Michael Yoeli, "Ternary Arithmetic Unit", IEE Proc., vol.115, no. 10, Oct. 1968.
- [8] D. Venkat Reddy, T. V. V. Satyanarayana, E. G. Rajan, Claudio Moraga, "(2n+1)-ary Discrete Logics and their Switching Functions (A Brief Introduction)", International Journal of Systemics, Cybernetics and Informatics, pp. 82-86, April 2008.
- [9] George Epstein, "Multiple Valued Logic Design: An Introduction", Institute of Physics Publishing, Bristol and Philadelphia, 1993
- [10] Masao Mukaidono, "Regular Ternary Logic Functions Ternary Logic Functions Suitable for Treating Ambiguity", IEEE trans. on computers, vol. C-35, no. 2, Feb. 1986.Philadelphia, 1993
- [11] Yoshinori Yamamoto, Masao Mukaidono, "P Functions Ternary Logic Functions capable of correcting input failures and suitable for treating ambiguities", IEEE trans.on computers vol. 41, no.1, Jan. 1992.
- [12] M.Yoeli, G. Rosenfeld, "Logical Design of Ternary switching Circuits", IEEE trans. on electronic computers. Vol.14, Issue:1, pp. 19 – 29. 26 December 2006.
- [13] Thurman A Irving, Sajjan G Shiva, H troy Nogle, "Flip-Flops for multiple-valued logic", IEEE Transactions on Computers, Vol. 25, Issue 3, pp.237-246, March 1976.
- [14] L. Sintonen, "A clocked Multivalued Flip-Flop", IEEE Transactions on Computers, Vol. 26, Issue 3, pp. 292-294,1977.
- [15] Xia Yinshui, Wu Xunvi"Design of nmos quaternary flipflopsand their applications", JOURNAL OF ELECTRONICS. Vol. 15, No 5, pp. 347- 356, October 1998
- [16] Inaba, M. Tanno, K. Ishizuka O, "Multi-valued flip-flop with neuron-CMOS NMIN circuits", Multiple-Valued Logic, ISMVL 2002, Proceedings 32nd IEEE International Symposium, pp. 282-288, 2002.
- [17] In Shui Xia, "A novel Multiple-valued CMOS flip-flop employing Multiple Valued clock", J. comp science and technology. Vol. 20, No.2, pp.237-242, 2005
- [18] Sangmi Shim, "Design of advanced Multiple- valued D flip flop using Neuron –MOS", International journal of computer science and network security, Volume 6, No 9 B, September 2006.
- [19] Sangmi Shim et al, "Design of Q-IDEN D flip-flop using RS latch", International Journal of Computer Sceince and Network Security, Vol. 6 No 9A, September 2006.
- [20] D. Venkat Reddy, "Sequential Circuits in the Framework Of (2n+1)-ary Discrete Logic", IJCSNS International Journal of Computer Science and Network Security, VOL.8 No.7, July 2008.
- [21] Tai haur kuo et al. "Multiple Valued counter", IEEE Transaction of computers, Vol. 42, No 1, January 1993
- [22] J. G. Lomsdalen et al. "Multiple Valued Counter", Proceedings of the 2006, IEEE Design and Diagnostics of Electronic Circuits and systems, pp. 245-247, 2006.
- [23] Vasundara Patel K. S, K. S. Gurumurthy, "Quaternary

- CMOS Combinational Logic Circuits”, International conference on semiconductor technology in conjunction with ICIMT 2009, pp.538 - 548.2009
- [24] M. Elgamel, T. Darwish, M. Bayoumi, “Noise Tolerant Low Power Dynamic TSPCL D Flip-Flops”, Proc. IEEE CSAS 2002, pp. 80-85, Apr. 2002.
- [25] M.A. Do, X.P. Yu, J.G. Ma, K.S. Yeo, R. Wu, Q.X. Zhang, "A 2GHz Programmable Counter with New reloadable Dflip-flop," Conf. IEEE Electron Devices & Solid-stateCircuits, pp. 269-272, Dec. 2003.
- [26] Y.Y. Sung, R.C. Chang, "A Novel CMOS Double edge Triggered Flip-Flop for Low-Power Applications," Proc. IEEE ISCAS 2004, pp. 665-668, May 2004.
- [27] S.D.Shin, B.S. Kong, "Variable Sampling Window Flip-Flops for Low-Power High-Speed VLSI", Proc. IEEE Devices & Systems, pp. 266-271, June 2005.

Author Profile:

Dr. Gajanan Sarate working as lecturer in government polytechnic amravati.

Prashant Wankhade working as assistant professor at datta meghe college of engineering airoli ,navi Mumbai