[1] R. Uma, FPGA Implementation of 2-D DCT for JPEG Image Compression, Electronics and Communication Engineering Rajiv Gandhi College of Engineering and Technology, Pondicherry, India, International Journal Of Advanced Engineering Sciences And Technologies (IJAEST) , Vol No. 7, Issue No. 1, 001 009, 2011.
[2] VijayaPrakash and K.S.Gurumurthy, A Novel VLSI Architecture for Digital Image Compression Using Discrete Cosine Transform and Quantization IJCSNS September 2010.
[3] Jongsun Park Kaushik Roy, A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption Received:2 April 2007 / Revised: 16 January 2008 / Accepted: 30 April 2008 /Published online: 3 June 2008.
[4] Jongsun Park Kaushik Roy A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption Received:2 April 2007 / Revised: 16 January 2008 / Accepted: 30 April 2008 /Published online: 3 June 2008.
[5] Peng Chungan, Cao Xixin, Yu Dunshan, Zhang Xing, ?A 250MHz optimized distributed architecture of 2D 8x8 DCT, 7th International Conference on ASIC, pp. 189 192, Oct. 2007.
[6] A. Shams, A. Chidanandan, W. Pan, and M. Bayoumi, ?NEDA: A low power high throughput DCT architecture, IEEE Transactions on Signal Processing, vol.54(3), Mar. 2006.
[7] Roger Endrigo Carvalho Porto, Luciano Volcan Agostini ?Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation? IEEE, 2004.
[8] S. A. White, ?Applications of distributed arithmetic to digital signal processing: a tutorial review, IEEE ASSP Magazine, vol.6, no.3, pp.4- 19, Jul.1989.
[9] W. Pennebaker and J. Mitchell, JPEG Still Image Data Compression Standard, Van Nostrand Reinhold, USA, 1992.
[10] Ahmed N, Natarajan T, Rao KR (1974). Discrete Cosine Transform. IEEE Trans. Comput., C-23(1): 90-93. Cintra RJ, Bayer FM (2011). A DCT Approximation for Image.
[11] Dibyayan DS, Anshu K, Pushplata (2011) FPGA Based Hardware Realization of DCT- II Independent Update Algorithm for Image Processing Applications. Int. J. Computer. Engg. Manage Danian G, Yun H, Zhigang CA (2004). New Cost-Effective VLSI Implementation of a 2-D Discrete Cosine Transform and its Inverse. IEEE Trans. Circuits Syst. Video Technol., 14(4): 405-415.
[12] The International Telegraph and Telephone Consultative Committee (CCITT). Information Technology Digital Compression and Coding of Continuous-Tone Still Images Requirements and Guidelines. Rec. T.81, 1992.
[13] W. Pennebaker and J. Mitchell. JPEG Still Image Data Compression Standard, Van Nostrand Reinhold, USA, 1992.
[14] Junqing Chen, Kartik Venkataraman, Dmitry Bakin, Brian Rodricks, Robert Gravelle, Pravin Rao, Yongshen Ni, Digital Camera Imaging System Simulation,IEEE Transactions on Electron Devices,vol.56(11), pp.2496 2505, Nov. 2009.
[15] Roger Endrigo Carvalho Porto, Luciano Volcan Agostini ,Project Space Exploration on the 2-D DCT Architecture of a JPEG Compressor Directed to FPGA Implementation IEEE, 2004 .
[16] Jin-Maun Ho, Ching Ming Man, ?The Design and Test of Peripheral Circuits of Image Sensor for a Digital Camera, IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04, vol.3, pp.1351 1356, 8-10 Dec. 2004.
[17] A. Kassem, M. Hamad, E. Haidamous, Image Compression on FPGA using DCT," International Conference on Advances in Computational Tools for Engineering Applications, 2009, ACTEA '09, pp.320-323, 15-17 July 2009.