Call For Papers
Contact Us

  Design and Implementation of Convolution Encoder and Viterbi Decoder  
  Authors : Rakhi B. Menon; Dr. Gnana Sheela K
  Cite as:


Data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver’s ability to receive correct information. Convolution encoding with Viterbi decoding is a powerful method for forward error correction. Convolution encoders and Viterbi decoders play an important role in digital communication especially, when channel is noisy and introduces errors in transmitted signal. The use of re-transmission methods is not efficient and has large latency measure up to the rising speed and data rates of communication links, the need of new techniques arise here to be compatible with those systems. Convolution encoding with forward error correction Viterbi decoding is designed. Implementation parameters for the decoder have been determined through simulation and the decoder should be implemented on a Xilinx FPGA SPARTAN 3E Kit. Verilog HDL language is used as a design entry.


Published In : IJCSN Journal Volume 4, Issue 6

Date of Publication : December 2015

Pages : 873- 886

Figures :07

Tables : 01

Publication Link : Design and Implementation of Convolution Encoder and Viterbi Decoder




Rakhi B. Menon : completed her B.Tech in Electronics & Communication Engineering under Mahatma Gandhi University. Currently she is pursuing M.Tech in Electronics with specialization in VLSI and Embedded System under Cochin University of Science and Technology (CUSAT).

Dr. Gnana Sheela K : received her Ph D in Electronics & Communication from Anna University, Chennai. She is working as a Professor, Department of ECE, TOC-H Institute of Science and Technology. She has published 20 international journal papers. She is life member of ISTE.








Convolution encoder

Viterbi decoder

Viterbi Algorithm

Verilog HDL

Soft decision decoding

Trace back method

The aim was the construction and design of a convolutional encoder with a Viterbi decoder that can encode a bit stream of digital information and outputs a codeword that has a capability to be transmitted to the destination and then decoded. The encoder was designed with rate 2/3. The Viterbi decoder design had been driven in such a way that it would calculate the decoding path with the minimum metric to be passed to the decoder output port. The trace back method used to decode data from metrics stored in a 16-bit decoding window to generate the decoded output. The decoder has a capability of detecting any error occurs while transmitting over the channel.










[1] Feygin, G. and Gulak, P.G. “Architectural tradeoffs for survivor sequence memory management in Viterbi decoders”, IEEE Transactions on Communications, Vol.41, No.3, pp.425-429, 1993 [2] Peter, J. Black and Teresa, H . Meng, “A 140-Mb/s, 32-state. Radix4 Viterbi Decoder”, in: Proceedings of the IEEE Journal of Solid State Circuits, Vol.27 , No.12, pp.1877- 1885, 1993 [3] Berrou, C., Glavieux, A. and Thitimajshima, P. “Near Shannon limit error-correcting coding and decoding: turbo codes (1)”, in: Proceedings of the IEEE International Conference on Communications (ICC), pp.1064-1070, 1993 [4] Andrew, J. Viterbi. “An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes”, IEEE journal on selected areas in communications, Vol. 16, No. 2, pp. 260- 264,1998. [5] Hsu, J-H. and Wang, C- L.“A parallel decoding scheme for turbo codes”, IEEE International symposium on circuits and systems (ISCAS), Vol. 4, pp, 445-448, 1998. [6] Schurgers, C., Catthoor, F. and Engels, M. “Energy efficient data transfer and storage organization for a MAP turbo decoder module”, in: Proceedings of the IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp.76-81, 1999. [7] Worm, A., Lamm, H. and Wehn, N. “A high-speed MAP architecture with optimized memory size and power consumption”, in: Proceedings of the IEEE workshop on Signal Processing Systems (SiPS), pp. 265- 274, 2000. [8] Cheng, J-F. and Ottosson, T. “Linearly Approximated Log-MAP Algorithms for Turbo Decoding”, IEEE 51st Vehicular Technology Conference Proceedings (VTC) 2000, Vol. 3, pp. 2252-2256, 2000 [9] Wang, Z., Chi, Z. and Parhi, K.K. “Area-efficient high-speed decoding schemes for turbo decoders”, IEEE Transactions on Very Large Scale Integration (VLSI) systems , Vol.10 , No.6, pp. 902-912, 2002. [10] Chien, “Memory arrangements in turbo decoders using sliding-window BCJR algorithm”, IEEE International symposium on Circuits and Systems (ISCAS), Vol. 5,pp, 2002. [11] Mohammad M. Mansour and Naresh R. Shanbhag. “VLSI Architectures for SISO-APP Decoders”, IEEE Transactions on very large scale integration (VLSI) systems, Vol. 11, No. 4, pp 627-650, 2003 [12] Indrajit Atluri and Tughrul Arslan, “Low power VLSimplementation of the MAP decoder for turbo codes through forward recursive calculation of reverse state metrics”, IEEE International system-onchip conference, pp. 408-411, 2003. [13] Engling yeo, Augsburger, S.A., Rhett Davis, W. and Borivoje Nikolic . “ A 500-Mb/s soft-output Viterbi decoder”, IEEE Journal of solid-state circuits ,Vol. 38, No. 7, pp. 1234-1241,2003. [14] Tiwari, M., Zhu, Y. and Chakrabarti, C., “Memory sub-banking scheme for high throughput turbo decoder”, in: Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp.29-32, 2004 [15] Tsai, T.H., Lin, C.H. and Wu, A.Y. “A memory-reduced log-MAP kernel for turbo decoder”, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp.1032-1035, 2005 [16] Lee, S.J., Shanbhag, N.R. and Singer, A.C. “Area-efficient highthroughput MAP decoder architectures”, IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol.13 , No.8, pp. 921-933, 2005. [17] Russell Tessier, Sriram Swaminathan, Ramaswamy, Dennis Goeckel and Wayne Burleson. “A Reconfigurable, power-efficient adaptive Viterbi decoder”, IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol. 13, No. 4, pp. 484-488, 2005 [18] Yun-Nan Chang and Yu-Chung Ding. “A lower-power Viterbi decoder design methodology based on dynamic survivor path decision”, IEEE International symposium on VLSI design, automation and test, pp. 1-4, 2006 [19] Lee, D.S. and Park, I.C., “Low-power log-MAP decoding based on reduced metric memory access”, IEEE Transactions on Circuits and Systems, Vol.53, No.6, pp.1244-1253, 2006 [20] Arun, C. and Rajamani, V. “Minimized memory architecture for low latency Viterbi decoder using Zig-Zag algorithm”, International Journal on Wireless and Optical Communications (IJWOC), Vol.4, No.3, pp. 313-323, 2007 [21] Cheng-Hao Tang, Cheng-Chi Wong, Chih-Lung Chen, Chien-Ching Lin and Hsie-Chia Chang. “A 952MS/s Max-Log MAP Decoder Chip using Radix-4 Ã- 4 ACS Architecture”, IEEE Asian Solid-State Circuits Conference, pp. 79-82, 2006 [22] Yang Liu, Tong Zhang and Jiang Hu. “Design of voltage over scaled low-power trellis decoders in presence of process variations”, IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol.17 , No.3, pp. 439-443, 2009 [23] Guan, M. and Yang, M. “Comparison and design of decoder in B3G Mobile communication system”, Communications and Network, pp. 20-24, 2009 [24] Fan Yang, Zhendong Luo, Baoyu Tian and Yubai Li. “Design of turbo like codes for short frames”, IEEE Communications Letters, Vol. 14, No.2, pp.172-174, 2010 [25] Jinjin He, Zhongfeng Wang and Huaping Liu. “Memory-reduced MAP decoding for double-binary convolutional turbo code”, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 469-472, 2010 [26] Chavet, C. and Coussy, P. “A memory mapping approach for parallel interleaver design with multiples read and write accesses”, IEEE International Symposium on Circuits and Systems ISCAS, pp. 3168-3171, 2010 [27] Yiming Chen. “Iterative soft decision feedback Zig-Zag equalizer for 2D intersymbol interference channels”, IEEE Journal on selected areas in communications , Vol. 28, No. 2, pp. 167-180, 2010 [28] Moncayo, H.I.R., Kaabouch, N., Wen-Chen Hu and Anlei Wang. “Performance evaluation of a turbo codec with Log-MAP algorithm on FPGA and CPU”, IEEE International Conference on Electro/Information Technology, pp. 1-6, 2011 [29] Shrestha,R. and Paily, R.“Hardware implementation of Max-Log-MAP algorithm based on MacLaurin series for turbo decoder”, International conference on Communications and Signal Processing (ICCSP), pp.509-511, 2011 [30]Martina, M. and Masera, G. “State Metric Compression Techniques for Turbo Decoder Architectures”, IEEE Transactions on Circuits and Systems, Vol.58, No.5, 2011 [31]Oletu, G. and Rapajic, P. “The performance of turbo codes for wireless communication systems”, International Conference on Computer Research and Development (ICCRD), pp. 346-349, 2011 [32] Karim, M.U., Khan, M.U.K. and Khawaja, Y.M. “An area reduced, speed optimized implementation of Viterbi decoder”, International Conference on Computer Networks and Information Technology (ICCNIT), pp. 93-98, 2011 [33] Mandwale A. J and Mulani A O” Different Approaches For Implementation of Viterbi decoder on reconfigurable platform”International Conference on Pervasive Computing (ICPC) 2015 [34] Text book on Applied Coding and Information Theory for Engineers by Richard B. Wells, Prentice Hall, Information and system science series.