Call For Papers
Contact Us

  Modeling and Analysis of RLCG Interconnect using Fourier Series and Frequency Shift Techniques  
  Authors : Pratiksha Singh Gaur; Dr.Vivek Singh Kushwah
  Cite as:


A high speed RLCG circuit interconnects has become faultless and has suited essential to address signal integrity. For faultless representation a full wave exploration is required. Typically circuit simulation of RLC interconnect CPU is lavish. This paper discusses RLCG full wave exploration using frequency shift techniques. The results shown are efficient. It can also be done by Fourier series analysis. A logical interconnects representation is introduce based on Fourier series exploration satisfactory for periodic signal such as clock signal. In this representation, the far end time domain zone waveform is estimates by the super-impose of various sinusoids. The fifth and the higher harmonics are ignored when closed form response of the 50% lag. The representation is applied to the various allocated coupled interconnect and interconnected trees. Good exactness is detecting intermediately within the SPICE and model simulation. The computation complication of the representation is linear with the number of harmonics.


Published In : IJCSN Journal Volume 5, Issue 4

Date of Publication : August 2016

Pages : 578-584

Figures :12

Tables : 02


Pratiksha Singh Gaur : passed B.Tech degree in Electronics and Communication engineering form college of science, and engineering Jhansi, U.P, Uttar Pradesh technical university luck now. She has published 5 papers in International Journal and publishes 3 papers in national seminar. She has completed M.Tech from Amity University, Gwalior.

Vivek Singh Kushwah : received his B.E. degree from Institute of Technology and Management, Rajiv Gandhi Technical University, India in 2005 and M.Tech. degree from Madhav Institute of Technology and Science, Rajiv Gandhi Technical University, India in 2007 respectively. He is now working as an Assistant Professor in the Electronics and Communication Engineering Department, Amity School of Engineering and Technology, Amity University Gwalior, M.P., India since 2011. He has more than 9 years of teaching experience in academics He has completed his Ph.D. work in Microwave Filters from Rajiv Gandhi Technical University, India. He has published more than 30 research papers in various reputed international and national journals and conferences. His areas of interests include Artificial Neural Networks, Microstrip Antenna, R.F. and Microwave Filters etc.








Fourier series, Crosstalk, Frequency Shift Technique, RLCG Interconnect, VLSI

The proposed method can be extended to different operating frequencies by incorporating digitally tunable matching capacitances. Hence we explored VLSI interconnect based on frequency shift technique by which a new model order technique is proposed. The proposed method relies on the poles and residues of a transfer function whether exact or approximate and can thus be used in any kind of model order reduction technique. Simulation results show that the technique gives almost all same results as original circuit, while the stability of the original system preserved. Hence, by manipulating a Fourier series representation of typical on-chip signal, an scientific time-domain solution for an RLCG annex is shown to be an effective modeling strategy. We conclude that the exploration can be done in s-domain using algebraic formula, instead of improper integration in the time domain.


[1] Ram Achar, M.S. Nakhala, “Simulation of High-Speed Interconnects” Proceedings of IEEE, Vol. 89, No. 5, May 2001, pp. 693-728. [2] Roni.K, M.S.Nakhla,“Analysis of High-Speed Interconnects in the Presence Of Electromagnetic Interference “In Proceedings of IEEE Trans. On Microwave Theory and Tech., Vol. 46, No. 7, July 1998, pp. 940-947. [3] Y.Shin, T.Sakurai “Power Distribution Analysis of VLSI Interconnects Using Model Order Reduction” IEEE Trans. On CAD, Vol. 21, No. 6, June 2002, pp. 739-745 [4] Ram Achar et al., “Passive Interconnect Reduction Algorithm for Distributed/Measured Networks” IEEE Trans. On CAS-II, Vol. 47, No. 4, April 2000, pp. 287- 301. [5] Dian Zhou, et al., “An Efficient Balanced Truncation Realization Algorithm for Interconnect Model Order Reduction” In proceedings of ISCAS,2001, Vol 5, pp. 383-386. [6] Mike Chou, Jacob K. White, “Efficient Formulation and Model-Order Reduction for the Transient Simulation of Three-Dimensional VLSI Interconnect “In Proceedings of IEEE Trans. on CAD, Vol. 16, No. 12, December 1997, pp. 1454-1476. [7] Eli.C, M.S.Nakhla, “Analysis of Interconnect Networks Using Complex Frequency Hopping (CFH)”In Proceedings of IEEE Trans. on CAD, Vol.14, No. 2, February 1995, pp. 186-200. [8] Stefano. G.T, Andrea Ubolli “On the Generation of Large Passive Macro models for Complex Interconnect Structures” In Proceedings of IEEE Trans. On Adv.Packaging, Vol. 29, No. 1, February 2006, pp. 39- 54. [9] J.V.R.Ravindra, M.B.Srinivas, “A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects”,10th EUROMICRO CONFERENCE on DSD 2007, August 27 - 31, 2007, Lubeck in Germany (Paper Accepted). [10] Zu-Qing Qu, “Model Order Reduction Techniques with Applications in Finite Element Analysis: With Applications in Finite Element Analysis”, Spinger Verlag London Limited, 2004. [11] J. A. Davis and J. D. Meindl, “Compact Distributed RLC Interconnect models–Part I: Single Line Transient, Time Delay, and Overshoot Expressions,” IEEE Transactions on Electron Devices, Vol. 47, No. 11, pp. 2068–2077, November 2000. [12] A. B. Kahng and S. Muddu, “An Analytical Delay Model for RLC Interconnects,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 12, pp. 1507–1514, December 1997. [13] K. Banerjee and A. Mehrotra, “Accurate Analysis of On-Chip Inductance Effects and Implications for Optimal Repeater Insertion and Technology Scaling,” Proceedings of the IEEE Symposium on VLSI Circuits, pp.195–198, June 2001. [14] K. S. Kundert, “Introduction to RF Simulation and Its Application,”IEEE Journal of Solid-State Circuits, Vol. 34, No. 9, pp. 1298–1319,September 1999. [15] L. N. Dworsky, Modern Transmission Line Theory and Applications, John Wiley & Sons, NY, 1979. [16] A. B. Kahng and S. Muddu, “Optimal Equivalent Circuits for Interconnect Delay Calculations Using Moments,” Proceedings of the European [17] Design Automation Conference, pp. 164–169, September 1994. [18] K. T. Tang and E. G. Friedman, “Lumped Versus Distributed RC and RLC Interconnect Impedance,” Proceedings of the IEEE Midwest Symposium on Circuits and Systems, pp. 136–139, August 2000. [19] L. Yin and L. He, “An Efficient Analytical Model of Coupled On-Chip RLC Interconnects,” Proceedings of the IEEE Design Automation Conference – Asian and South Pacific, pp. 385–390, January 2001. [20] Y. Ismail, E. G. Friedman, and J. L. Neves, “Equivalent Elmore Delay for RLC Trees,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 1, pp. 83–97, January 2000. [21] L. T. Pillage and R. A. Rohrer, “Asymptotic Waveform Evaluation for Timing Analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 9, No. 4, pp. 352–366, April 1990. [22] S. Lin and E. Kuh, “Transient Simulation of Lossy Interconnects Based on the Recursive Convolution Formulation,” IEEE Transactions on Circuits and System, Vol. 39, No. 11, pp. 879–892, November 1992. [23] F. Romeo and M. Santomauro, “Time-Domain Simulation of N Coupled Transmission Lines,” IEEE Transactions on Microwave Theory and Technology, Vol. 35, No. 2, pp. 131–137, February 1987. [24] J. Chen and L. He, “A Decoupling Method for Analysis of CoupledRLC Interconnects,” Proceedings of the ACM Great Lakes Symposiumon VLSI, pp. 41– 46.