A quaternary asynchronous counter is proposed
using D-flip-flop, here D-flip is used as a basic building
block for the design of counter a mod-16 asynchronous
counter using D-flip-flop is presented in this paper.
Quaternary multiplexer and Flip-flop are used to design
quaternary asynchronous counter. In this paper binary Dflip-
flop compared with quaternary D-Flip-flop and
simulation of quaternary circuit done using H-spice
software. Performance evolution of Proposed D-flip-flop is
compare with existing flip-flop with optimization of power
and delay. The proposed asynchronous counter has less
power dissipation and propagation delay.
Published In:IJCSN Journal Volume 5, Issue 6
Date of Publication : December 2016
Pages : 878-884
Figures :08
Tables : 06
Dr. Gajanan Sarate : working as lecturer in government polytechnic
amravati.
Prashant Wankhade : working as assistant professor at datta meghe
college of engineering airoli ,navi Mumbai.
Multiple Value Logic (MVL), Quaternary Logic,
MVL Counters,. Sequential Circuit
Flip-flop used here are storage devise in designing of
multiple value sequential circuit. . In this paper,
quaternary D flip-flop with preset and clear is designed
this quaternary D flip-flop is compared to previously
designed binary and multi-valued D flip-flops. Proposed
D flip-flop is better than all other flip-flops reported so far
except propagation delay. Propagation delay is slightly
higher in our flip-flop. But power dissipation is 64.33%
less than at of DLC based D flip-flop and Q-IDEN D
flip-flop. 2 bit ary counter can count only up to 4 counts,
where as 2 bit quaternary counter can count up to 16.
Multiple valued counters are simple dividers that are
basic components in most digital systems and can
generate a multiple-valued output. 2 bit quaternary
counter dissipates 24.705 µW of dynamic power. D flipflop
reported in this paper is useful for designing many
low power sequential circuits such as counters, shift
registers and state machines.
[1] S.L. Hurst, “Multiple-Valued Logic—Its Status and Its
Future,” IEEE Trans. Computers, vol. 33, no. 12, pp.
1,160-1,179, Dec. 1984.
[2] G.Epstein, G.Frieder, and D.C. Rine, “The
Development ofMultiple-Valued Logic as Related to
Computer Science”, Computer, vol. 7, pp. 20-32,
1974.
[3] K.C. Smith, “The Prospects for Multivalued Logic: A
Technology and Application View,” IEEE Trans.
Computers, vol. 30, pp. 619-634, 1981.
[4] M. Kameyama, T. Hanyu, and T. Higuchi, “Design
and Implementation of Quaternary NMOS Integrated
Circuits for Pipe-Line Image Processing”, IEEE J.
Solid-State Circuits, vol. 12, no. 1, pp. 20-27, 1987.
[5] K.C. Smith, “A Multiple-Valued Logic: A Tutorial
and Appreciation”, Computer, vol. 21, no. 4, pp. 17-
27, Apri1988
[6] Noboru Takagi, Kyoichi Nakashima, “Discrete
interval truthvalues logic and its application”, IEEE
trans. on computers,vol. 49, no. 3, march 2000.
[7] Israel Halpern, Michael Yoeli, “Ternary Arithmetic
Unit”, IEE Proc., vol.115, no. 10, Oct. 1968.
[8] D. Venkat Reddy, T. V. V. Satyanarayana, E. G.
Rajan, Claudio Moraga, “(2n+1)-ary Discrete Logics
and their Switching Functions (A Brief Introduction)”,
International Journal of Systemics, Cybernetics and
Informatics, pp. 82-86, April 2008.
[9] George Epstein, “Multiple Valued Logic Design: An
Introduction”, Institute of Physics Publishing, Bristol
and Philadelphia, 1993
[10] Masao Mukaidono, “Regular Ternary Logic Functions
Ternary Logic Functions Suitable for Treating
Ambiguity”, IEEE trans. on computers, vol. C-35, no.
2, Feb. 1986.Philadelphia, 1993
[11] Yoshinori Yamamoto, Masao Mukaidono, “P
Functions Ternary Logic Functions capable of
correcting input failures and suitable for treating
ambiguities”, IEEE trans.on computers vol. 41, no.1,
Jan. 1992.
[12] M.Yoeli, G. Rosenfeld, “Logical Design of Ternary
switching Circuits”, IEEE trans. on electronic
computers. Vol.14, Issue:1, pp. 19 – 29. 26 December
2006.
[13] Thurman A Irving, Sajjan G Shiva, H troy Nogle,
“Flip-Flops for multiple-valued logic”, IEEE
Transactions on Computers, Vol. 25, Issue 3, pp.237-
246, March 1976.
[14] L. Sintonen, “A clocked Multivalued Flip-Flop”, IEEE
Transactions on Computers, Vol. 26, Issue 3, pp. 292-
294,1977.
[15] Xia Yinshui, Wu Xunvi“Design of nmos quaternary
flipflopsand their applications”, JOURNAL OF
LECTRONICS. Vol. 15, No 5, pp. 347- 356, October
1998
[16] Inaba, M. Tanno, K. Ishizuka O, “Multi-valued flipflop
with neuron-CMOS NMIN circuits”, Multiple-
Valued Logic, ISMVL 2002, Proceedings 32nd IEEE
International Symposium, pp. 282-288, 2002.
[17] In Shui Xia, “A novel Multiple-valued CMOS flipflop
employing Multiple Valued clock”, J. comp
science and technology. Vol. 20, No.2, pp.237-242,
2005
[18] Sangmi Shim, “Design of advanced Multiple- valued
D flip flop using Neuron –MOS”, International journal
of computer science and network security, Volume 6,
No 9 B, September 2006.
[19] Sangmi Shim et al, “Design of Q-IDEN D flip-flop
using RS latch”, International Journal of Computer
Sceince and Network Security, Vol. 6 No 9A,
September 2006.
[20] D. Venkat Reddy, “Sequential Circuits in the
Framework Of (2n+1)-ary Discrete Logic”, IJCSNS
International Journal of Computer Science and
Network Security, VOL.8 No.7, July 2008.
[21] Tai haur kuo et al. “Multiple Valued counter”, IEEE
Transaction of computers, Vol. 42, No 1, January 1993
[22] J. G. Lomsdalen et al. “Multiple Valued Counter”,
Proceedings of the 2006, IEEE Design and Diagnostics
of Electronic Circuits and systems, pp. 245-247,
2006.
[23] Vasundara Patel K. S, K. S. Gurumurthy, “Quaternary CMOS Combinational Logic Circuits”, International
conference on semiconductor technology in
conjunction with ICIMT 2009, pp.538 - 548.2009
[24] M. Elgamel, T. Darwish, M. Bayoumi, “Noise
Tolerant Low Power Dynamic TSPCL D Flip-Flops”,
Proc. IEEE CSAS 2002, pp. 80-85, Apr. 2002.
[25] M.A. Do, X.P. Yu, J.G. Ma, K.S. Yeo, R. Wu, Q.X.
Zhang,"A 2GHz Programmable Counter with New reloadable
Dflip-flop," Conf. IEEE Electron Devices &
Solid-stateCircuits, pp. 269-272, Dec. 2003.
[26] Y.Y. Sung, R.C. Chang, "A Novel CMOS Double
edge Triggered Flip-Flop for Low-Power
Applications," Proc. IEEE ISCAS 2004, pp. 665-668,
May 2004.
[27] S.D.Shin, B.S. Kong,"Variable Sampling Window
Flip-Flops for Low-Power High-Speed VLSI”, Proc.
IEEE Devices & Systems, pp. 266-271, June 2005.